

Title: TWO-WIRE INTERFACE IN WHICH A MASTER COMPONENT MONITORS THE DATA LINE DURING THE
PREAMBLE GENERATION PHASE FOR SYNCHRONIZATION WITH ONE OR MORE SLAVE COMPONENTS

Inventors: Gerald L. Dybsetter and Jayne C. Hahin

Docket No.: 15436.366.1

2/7

										(TA)				(SLAV-STUS)			
										BH		Z1		Z2		BT2 Z3	
										BT1		DATA_H		DATA_L		CRC	
PRE	H	SR	OP	XTND	DEV	ADDR	Z0										
7	6	5	5	5	5	4	4	3	3	3	3	2	2	1	1	0	0
4	0	9	8	7	6	4	3	2	1	4	3	2	1	5	4	3	2
RD: H...H	1	00	101	VV	XXXXXXXX	0	AAAAAAA	Z	B	DDDDDDDD	0	DDDDDDDD	0	CCCCCCCC	0	1	0
moe:.....	*	**	**	**	*****	.	*****	.	*****	*	*****	*	*****	*	*****	*	*
soe:.....	*****	*	*****	*	*****	*	*****	*	*
WR: H...H	1	00	001	VV	XXXXXXXX	0	AAAAAAA	0	1	DDDDDDDD	0	DDDDDDDD	0	CCCCCCCC	Z	1	0
moe:.....	*	**	**	**	*****	*	*****	*	*	*****	*	*****	*	*****	*	*	*
soe:.....	*****	*	*	*
crc_gen:	.	.	**	**	*****	.	*****	.	.	*****	*	*****	*	*****	*	.	.
crc_chk:	.	.	**	**	*****	.	*****	.	.	*****	*	*****	*	*****	*	.	.




Fig. 3B

[illegible]




Fig. 4




Fig. 5




Fig. 6

PRE	ST	OP	PRT	DEV	TA	ADDRESS/DATA	IDLE
6	3	33	32	2	1	11 1	0 0
4	3	21	09	8	4	3 9 87 6	1 0
Address	1...1	00	00	PPPPP	EEEE	10 AAAAAAAAAAAAAA	Z
Write	1...1	00	01	PPPPP	EEEE	10 DDDDDDDDDDDDDDD	Z
Read	1...1	00	11	PPPPP	EEEE	Z0 DDDDDDDDDDDDDDD	Z
Read inc.	1...1	00	10	PPPPP	EEEE	Z0 DDDDDDDDDDDDDDD	Z
Field	Bits						
PRE	64:33 (32)	--	preamble				
ST	32:31 (2)	--	start of frame				
OP	30:29 (2)	--	operation code				
(ADDR=00, WR=01, RD=11, RDINC=10)							
PRTAD	28:26 (5)	--	port address				
DEVAD	25:19 (5)	--	device address				
TA	18:17 (2)	--	bus turnaround phase & transfer acknowledge				
ADDR/DATA	16:1 (16)	--	address or data				
IDLE	0 (1)	--	end of transmission				
	65	--	transaction bit length				

Fig. 7
(Prior Art)